Skip Navigation Links
 
 

Fundamentals of FPGA Design
 
Roll over the picture, click to view some demo slides
Course Number531
Price NIS before VAT / Tcs1260 / 3
Duration (Days)1
LanguageEnglish/Hebrew
Level 
JanFebMarAprMayJun
      
 
JulAugSepOctNovDec
      
+972 3 9247780 ext. 207
Tell about this course to a friend
   
 
Available training formats
 
 

Use the ISE™ software tools to implement a design and gain a firm understanding of the Xilinx FPGA architecture. Learn the best design practices from the pros and understand the subtleties of the Xilinx design flow. This course covers ISE features, such as the Architecture Wizard and the Pin and Area Constraint Editor (PACE). Other topics include design planning, implementation options, and global timing constraints. For more emphasis on improving the overall design performance, take the follow-up course Designing for Performance, which builds on the basic principles covered in this course

Software Tools

  • ISE™

Skills Gained

After completing this training, you will be able to:

  •  Use Xilinx Project Navigator to implement an FPGA design
  • Assign pin locations with the PACE tool
  •  Create DCM instantiations with the Architecture Wizard
  •  Read reports to determine whether design goals were met
  • Use the Constraints Editor to enter basic global timing constraints
  • Locate and modify implementation options
 
  • Course Agenda
  • Review of Basic FPGA Architecture
  • Xilinx Tool Flow
  • Lab 1: Xilinx Tool Flow Lab
  • Reading Reports
  • Architecture Wizard and PACE
  • Lab 2: Architecture Wizard and PACE Lab
  • Global Timing Constraints
  • Lab 3: Global Timing Constraints Lab
  • Implementation Options
  • Lab 4: Implementation Options Lab
  • Synchronous Design Techniques
  • Course Summary
  

Labs Description

  • Lab 1: Xilinx Tool Flow – Create a new project in the ISE Project Navigator and use the Architecture Wizard and PACE tool in the design process. Implement a design by using default software options. The design will be simulated.
  • Lab 2: Architecture Wizard and PACE – Use the Architecture Wizard to customize a DCM and incorporate the DCM into the design. Use PACE to assign pin locations and implement the design.
  • Lab 3: Global Timing Constraints – Enter global timing constraints with the Xilinx Constraints Editor. Review the Post-Map Static Timing Report to verify that the timing constraints are realistic. Use the Post-Place & Route Static Timing Report to determine the delay of the longest constrained path for each timing constraint.
  • Lab 4: Implementation Options – Adjust process properties and I/O configuration options to improve the design performance.
  • Digital designers who have a working knowledge of HDL (VHDL or Verilog) and who are new to Xilinx FPGAs
  • Basic FPGA Architecture: Slice and I/O Resources REL*
  • Basic FPGA Architecture: Memory and Clocking REL*
  • Working HDL knowledge (VHDL or Verilog)
  • Digital design experience
 
 
You consider we have missed something in the syllabus? Call us 972-3-9247780 ext. #207 or E-mail us    and we shall dispel your doubts.
Others who took this course also took the following course/courses:
 right now and we shall contact you immediately. 
 
Web hosting by Somee.com